




Lagarto RISCV on Silicon (1st Edition)

(RED2018-102384-T)

Team Group Leaders: Francesc Moll (UPC); Miquel Moretó (BSC);
Marco A. Ramírez (IPN); Lluís Terés (CNM); Mateo Valero (BSC)

francesc.moll@upc.edu; miquel.moreto@bsc.es;
mars@cic.ipn.mx; lluis.teres@imb-cnm.csic.es







Lagarto Specifications

Concept	Initial Target FPGA	Target to fit in 2x2 mm ²
- Core processor: RISC-V 64IMA	- 5-stage, single-issue, in-order pipeline; bimodal branch predictor with 16K entries	- 5-stage, single-issue, in-order pipeline; bimodal branch predictor with 1K entries
- Caches: L1 instruction/data 4-way L2 shared 8-way	L1 32KB/32KB L2 256KB	- In-chip memories* L1 16KB/16KB L2 64KB
- Peripherals	- JTAG; SPI controller; UART controller; DDR3 Memory controller	- JTAG; SPI controller; UART controller
- Memory Interface (IF)	- DDR3 Memory controller	- Custom FPGA-ASIC interface using only 68-bit bus
- Debug ring	- JTAG controlled; instruction-by-instruction execution; access to register/cache contents	- JTAG controlled; instruction-by-instruction execution; access to register/cache contents
- Target clock and area	- 200MHz clock; Xilinx Kintex KC705 FPGA	- 200MHz clock; 2x2 mm ² die area; <120 pins

Lagarto Implementation

Design Flow	Targets, Tools & Comments	Team
<pre> graph TD AD[Architectural Design] --> RTL[RTL Synthesis Processes] RTL --> PD[Physical Design Processes] PD --> AD </pre>	<p>Goals: Processor design Languages: Chisel, Verilog, SystemVerilog Tools: Xilinx Vivado, Mentor QuestaSIM Issues: Technology compliance</p> <p>Goals: 200MHz clock frequency Tools: Cadence Genus Issues: Timing / corners Tech: TSMC-65nm through Europpractice</p> <p>Goals: 2x2 mm² die area Tools: Cadence Innovus Issues: (main) area -> number of pins Tech: TSMC-65nm through Europpractice</p>	¹ BSC, ² IPN, ³ UPC, ⁴ CNM Jaume Abella ¹ , Guillem Cabo ¹ , Francisco Cazorla ¹ , Adrian Cristal ¹ , Roger Figueras ¹ , Alberto González ¹ , Carles Hernández ¹ , César Hernández ² , Vatistas Kostalampros ¹ , Neiel I. Leyva ² , Joan Marimon ¹ , Ricardo Martínez ⁴ , Jonnatan Mendoza ¹ , Francesc Moll ³ , Miquel Moretó ¹ , Julian Pavón ¹ , Cristóbal Ramírez ¹ , Marco A. Ramírez ² , Carlos Rojas ¹ , Antonio Rubio ³ , Abraham Ruiz ¹ , Nehir Sonmez ¹ , Lluís Terés ⁴ , Osman Unsal ¹ , Mateo Valero ¹ , Iván Vargas ¹ , Luís Villa ²

Lagarto Results Summary



Concept	Results
- Fabricated chip (TSMC CMOS-65nm 1P6M)	- 2x2 mm ² die area (0.57 mm ² core processor); 108 pins
- RISC-V ISA tests	- All tests passed successfully
- Baremetal applications (bubble sort, Matrix Mul, Tower of Hanoi,...)	- Successfully executed
- Applications to create and modify a text file located in the SD Card	- SPI issue: successfully executed with equivalent functions on FPGA
- Linux Booting	- Successfully executed

The Most ...

... Important:

- The impressive team quality, commitment and motivation

... Challenging:

- Lagarto to Silicon in 5 months and running at first attempt

... Popular:

- Media coverage

... Exciting:

- Chip outboxing and first "Hello World..." from Lagarto chip
- Coming opportunities and challenges around RISC-V based OPEN Hw/Sw



LAVANGUARDIA.cat

