

# gaZ: group of Computer Architecture **University of Zaragoza**

J. Alastruey, A. Alcolea\*, J.L. Briz, M. A. Dávila\*, C. Escuín\*, R. Gran, P. Ibáñez, A. Navarro\*, L. Ramos, J. Resano, J. Segarra, D. Suárez, E. Torres, A. Valero, M. Villarroya, and V. Viñals contact: victor@unizar.es \* PhD students



de Ingeniería de Aragón **Universidad** Zaragoza

Universidad Zaragoza

#### **Mission**

https://santiagoamo.es/galerias/album/panzaraserie/ foto 113

Research and train researchers in heterogeneous systems and CMPs and their memory hierarchies, focusing on general purpose computing, hard real-time or important applications such as DNA sequencing, Machine Learning or on-board satellite processing

#### **Group Profile**

- On-chip Multicore Cache Hierarchy: prefetching , replacement, STTRAM
- Heterogeneous Systems (cpu+gpu+fpga): load-balancing runtimes, accelerators
- Real-Time systems: static estimation of WCET, temperature-aware scheduling
- Reliable Systems: permanent, transient, and aging-induced fault tolerance
- Application Acceleration
- Embedded Systems & IoT
- Digital Design
- Computer architecture & organization
- Operating Systems & Virtualization Ο Several educational papers on how to teach energy and power in computers Networks & System administration raining/T Collaborations with other teaching areas: Heterogeneous Systems building bridges across the abstraction levels of a computer system: RT Embedded Systems & IoT • Exposing Abstraction-Level Interactions with a Parallel Ray Tracer. Data Centers Workshop on Computer Architecture Education, 2019 FCT-18-13586 - Make It Special embedded systems to assist people with disabilities Innovation Application optimization FPGA accelerators for Machine Learning Accelerator design improve the accuracy of the forecast system of Puertos del Estado Citizen science, dissemination of Accelerating DNA sequencing for Intel KNL processors embedded systems & IoT Sending IoT into the atmosphere

Contribute to the design of low-power, high-performance, and reliable processors and accelerators in a open hardware environment, considering different markets, such as intelligent IOT sensors, supercomputers, mobile devices and data center servers

Vision

## **Recent / Ongoing Results**

- Architecture and Programming of High-Performance, Low-Power Scalable Computers (TIN2016-76635-C2-1-R)
  - Joint Project with Universidad de Cantabria (2017-20)
  - New Project under evaluation
- Gobierno de Aragon reference research group: T58\_17R
- TRAFAIR (2017-EU-IA-0167), Understanding Traffic Flow to improve Air quality, Connecting Europe Facility (CEF)





- Computer, Telecommunication, and Industrial Engineering undergraduate and graduate programs (including Degree and Master Final Projects)
- PhD program with mention towards excellence

Research

ching

R+D+i+T

Remarks

Global

High-Performance, Low-Power Computer Vision for Virtual Reality (with Eonite Inc. Palo Alto, CA, USA)



& SARCH

Red

**R**iscV

NNOVATION

### Group positioning & Perspectives in front of Open-Hw & RISC-V

- The RISC-V open Hw/Sw
  - Enables collaboration and can foster our regional markets
- Is a clear educational path for Computer Architecture and Operating Systems in the undergraduate and master studies
- IA accelerators and virtualization for RISC-V cores and related application developments
- Low power RISC-V cores for IoT with non-volatile cache memories
- Use RISC-V as innovator driver-thread for universities and collaborative training strategies for all education levels

"If many organizations design processors using the same ISA, the greater competition may drive even guicker innovation. The goal is to provide processors for chips that cost from a few cents to \$100."

J. Hennessy & D. Patterson – "A New Golden Age for Computer Architecture" CACM Feb. 2019