

HIPICS: High Performance Integrated Circuits And Systems Design

Universitat Politècnica de Catalunya, Dept. of Electronic Engineering

Josep Altet, Xavier Aragonés, Antonio Calomarde, Diego Mateo, Francesc Moll, Antonio Rubio. *Contact: francesc.moll@upc.edu*



	Mission	Vision	
Design of integrated circuits which are robust in physical effects present in advanced technologic power integrity, device variability, device defects		es: signal and	<i>Improve the reliability and robustness of cutting edge and future technologies</i> taking into account and linking device characteristics and circuit level solutions.
	Group Profile	Recent / C	Ongoing Activity
Research	 RF CMOS design Aging, variability tolerance Thermal testing Ultra low voltage digital design FDSOI technology, forward body bias New computing paradigms New devices: memristors. Fault tolerant, approximate computing, noise-driven computing Energy Harvesting 	orientado a la Together (TEC Devices, Circu Lagarto-RISC	 C2013-45638-C3-2-R) "Aproximación multinivel al diseño a fiabilidad de circuitos integrados analógicos y digitales" C2016-75151-C3-2-R) "Towards Trusted Low-Power Things: uits and Architectures" -V (BSC-UPC-CNM): 1st Spanish-Mexican RISC-V processor am silicon chip (via Europractice).
Teachina/	 Digital Design Microelectronic Design Analog/RF IC Design IC Physical Design 	 Master in Tel Master in Ele 	ado) in Telecommunication Engineering (ETSETB UPC) ecommunication Engineering (ETSETB UPC) ectronic Engineering (ETSETB UPC)) Master in IoT (UPCSchool)

Training	Energy Harvesting	• 19 PhDs in the last 10 years		
Tech Transfer	 Design capability with experience in several technologies AMS: 350nm TSMC: 90nm, 65nm UMC: 65nm STMicroelectronics: 40nm, 28nm FDSOI 	 Several projects with local companies (EPSON, Simon, Broadcom) UWB communications Energy harvesting Participation in 28 patents Thermal testing Circuits 		
Group positioning & Perspectives in front of Open-Hw & RISC-V				

- Open Hw/Sw reduces dependency and facilitates collaborative projects and competitive markets.
- Open Hw as a common benchmark platform to apply research results.
 - Ultra-low voltage.

R+D+i+T

- Variability-aware/Approximate Computing.
- On-chip RF communications.
- Design of IP-Blocks for RISC-V.
 - Body Bias Generators in FDSOI
 - On-chip Voltage Scaling blocks (DC-DC converters, configurable PLL...)
- Use RISC-V as innovator driver-thread for universities and collaborative training strategies for all education levels.



Further information on HIPICS group activity: https://futur.upc.edu/HIPICS