



# Red RISC-V: Investigación, Formación e Innovación en Sistemas RISC-V



---

1<sup>as</sup> Jornadas de la Red RISC-V  
Barcelona, Campus UAB-Bellaterra, 5-6 de Febrero de 2020

- **Título de la ponencia:**

Efficiently accelerating AI workloads with RiscV

- **Autor:**

Guillem Sole, Software lead at Esperanto Tech.

- **Contacto:** guillem.sole@esperantotech.com

- **Abstract:**

Building a power-efficient AI hardware solution has a lot of challenges. Esperanto flexible solution is built on top of the RiscV ISA. In the talk we are going to explain what are the benefits for a start-up to use an open source ISA as RiscV and why it enables being as power efficient as a fully custom ISA solution.

- **Biografía:**

Guillem got his Computer Science BsC in the UPC. He worked at Intel for 10 years where he focused on architecture and design of several HPC processors. Guillem focused the last years at Intel on improving SW sequences for GEMM inner kernels. Guillem joined Broadcom for 3 years, where he worked as core lead designer of an ARMv8 super-scalar out of order core for set up boxes. Guillem joined January of 2017 Esperanto. He is currently leading the SW team that is developing the software stack to run neural networks on the processing solutions that Esperanto is building.